Renesas Electronics /R7FA6M1AD /GPT_ODC /GTDLYR2A

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTDLYR2A

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (others)DLY

DLY=others

Description

GTIOC2A Rising Output Delay Register

Fields

DLY

GTIOCnA Output Rising Edge Delay Setting

0 (00000): No delay on rising edges

0 (others): Delay of DLY/32 times the PCLKD period is applied.

Links

()